Abstract
Introduction
In this paper, we propose a methodology, which records and uses the synthesis history in an efficient and transparent way. It can enable a scalable sequential verification of the result and hence promote the use of sequential synthesis.
Although sequential synthesis can result in considerable reductions in delay (e.g. see [22] ) and area; it is mostly avoided for reasons of non-scalability of both synthesis and verification. To circumvent this, we believe that sequential synthesis and verification must go hand-in-hand to make sequential synthesis acceptable, and propose a way to make this happen.
General sequential equivalence checking (GSEC) of two FSMs is PSPACE complete, but certain restrictions on the synthesis transformations allowed are known to make the problem easier. For example, if synthesis is restricted to one series of combinational transformations followed by one retiming or vice versa, the problem is provably simpler. However, iterating retiming and combinational transformations makes the problem again PSPACE complete [14] . Also, problems become simpler if there are structural similarities between the two circuits to be compared. For example, combinational equivalence checking (CEC) [20] , although co-NP complete, in practice becomes much simpler in such cases. This paper has the closest similarities with the following two approaches in the literature. Van Eijk [12] derived an inductive invariant, constructed by a fixed point process, consisting of a set of equivalences between signals in the two circuits under comparison. This invariant characterizes a superset of the reachable states of the product machine. Bjesse [6] and Case [9] extended this to an invariant composed of implications, which can give tighter approximations.
Such methods are dependent on the particular implementation structures of the two machines being compared because equivalences or implications can be stated only between existing signals. To overcome this limitation, Van Eijk proposed creating additional signals, without any fanout, which might be useful in establishing additional equivalences. His proposal involved adding a few nodes which could be obtained by retiming. These signals can help to approximate the reachable state space, thereby simplifying SEC, but do not guarantee that the invariant derived is sufficient to prove sequential equivalence.
Mneimneh et. al. [26] looked at the problem of one retiming and one set of combinational logic transformations (in either order) and proposed a retiming invariant composed of a conjunction of functional relations among latch values derived from atomic retiming moves.
More generally, several methods to keep track of synthesis steps and use them for verification have been proposed. Typically, these record the name and sequence of the transformations used; thus they are very specific to the software synthesis tool used. In contrast, our method is universal and can be adapted to any synthesis package. It produces a byproduct that can be verified independently.
We address the problem when one machine is derived from the other by a sequence of very general synthesis transforms, which may include retiming, combinational synthesis, merging sequentially equivalent nodes, and performing window-based sequential synthesis with don't-cares. We propose to record the synthesis historyin a special way, which will provide the extra signals to aid verification. In contrast to van Eijk, our history aided verification approach (HSEC) has the following characteristics:
• All nodes created during synthesis are recorded, instead of adding a set of ad-hoc signals.
• Each synthesis step records a sequential equivalence relation that should hold if the implementation of the synthesis algorithm is correct. A side benefit is that if an equivalence does not hold, the implementation must be incorrect and the source of the error in the software can be located.
• The invariant that exists in our method is the set of all equivalences recorded. • This invariant is sufficient to prove sequential equivalence of the two machines by induction without counter-examples.
• The invariant can be verified easily by proving each equivalence, one at a time. Typically, the proofs are local and hence fast, and can be done in parallel. Section 2 surveys the background. Section 3 shows how to efficiently record the history of synthesis by integrating two AIG managers. Section 4 details the use of the recorded history in sequential verification. Section 5 discusses other uses of a recorded history. Section 6 reports experimental results and Section 7 concludes the paper and outlines future work.
primary outputs (POs) are a subset of nodes of the network. If the network is sequential, it contains registers whose inputs and output are treated as additional PIs/POs in combinational optimization and mapping. It is assumed that each node has a unique integer called its node ID.
A fanin (fanout) cone of node n is a subset of all nodes of the network reachable through the fanin (fanout) edges from the given node. A maximum fanout free cone (MFFC) of node n is a subset of the fanin cone, such that every path from a node in the subset to the POs passes through n. Informally, the MFFC of a node contains all the logic used exclusively by the node; when a node is removed, the logic in its MFFC can be removed.
Merging node n onto node m is a structural transformation of a network that transfers the fanouts of n to m and removes n and its MFFC. Merging is often applied to a set of nodes that are proved to be equivalent. In this case, one node is denoted as the representative of an equivalence class, and all other nodes of the class are merged onto the representative. The representative can be any node whose transitive fanin cone does not contain any other node of the same class. In this work, the representative is the node of the class that appears first in a topological order.
There are different forms of sequential equivalence for FSMs [27] . We use the traditional notion where two FSMs are equivalent if they produce the same output sequences for the same input sequence starting from their two initial states.
And-Inverter Graphs
A combinational And-Invertor Graph (AIG) is a Boolean network composed of two-input ANDs and inverters. Structural hashing of AIGs ensures that, for each pair of nodes, all constants are propagated and there is at most one AND node having them as fanins (up to permutation). Structural hashing is performed by one hash-table lookup when AND nodes are created and added to an AIG manager. When an AIG is incrementally rehashed, the changes are propagated to the fanouts, which may lead to rehashing large portions of AIG nodes.
The size (area) of an AIG is the number of its nodes; the depth (delay) is the number of nodes on the longest path from the PIs to the POs. The goal of AIG optimization by local transformations of an AIG is to reduce both area and delay.
Sequential AIGs add registers to the logic structure of combinational AIGs. The registers are technology-independent D-flops with one input and one output that are assumed to belong to the same clock domain. Previous work on sequential AIGs [2] [7] applies on-the-fly forward retiming to the registers along with the combinational structural hashing of the AIG nodes.
However, in this paper, we use simplified sequential AIGs where registers are represented traditionally as additional terminal nodes of the AIG. An additional data-structure identifies the I/O pair associated with a register's input and output. The PIs and register outputs are called combinational inputs (CIs) and the POs and register inputs are called combinational outputs (COs). Although mostly representing the combinational logic, simplified sequential AIGs are still suitable for sequential transformations. For example, for retiming, the operation is decomposed into individual register moves. Each move adds new registers to the register boundary while the old registers are removed.
We assume that the registers have a fixed binary initial state 1 . If a register has an unknown or a don't-care initial state, it can be transformed to have 0-initial state by adding a new PI and a MUX controlled by a special register that produces 0 in the first frame and 1 afterwards. 1 For a good motivation of this restriction for industrial designs see [3] .
SAT Sweeping and Induction
Combinational SAT sweeping is a technique for detecting and merging nodes that are equivalent up to complementation in a combinational network [15] [17] [19] [20] . SAT sweeping is based on simulation and Boolean satisfiability. Random simulation is used to divide the nodes into candidate equivalence classes. Next, each pair of nodes in each class is considered in a topological order. A SAT solver is invoked to determine the status of their equivalence. If the equivalence is disproved, a counter-example is used to simulate the circuit, which may result in disproving other candidate equivalences. SAT sweeping can be used as a robust combinational equivalence checking technique and as a building block in k-step induction [6] .
Bounded model checking (BMC) uses Boolean satisfiability to prove a property true for all states reachable from the initial state in a fixed number of transitions (BMC depth). In the context of equivalence checking, BMC checks pair-wise equivalence of the outputs of two circuits to be verified. BMC can be implemented as a combinational SAT sweeping applied to several unrolled timeframes with initial state applied in the first frame. k-step induction over time-frames is a method for proving sequential properties, such as sequential equivalence of two nodes in the network [12] . A property or a set of properties are proved inductively if the following two cases hold:
• Base Case: The properties hold true for all inputs in the first k frames starting from the initial state.
• Inductive Case: If the properties are assumed to be true in the first k frames starting from any state, then they hold in the k+1 st frame. A SAT-based inductive prover [6] is based on simulation and combinational SAT sweeping [20] . Speculative reduction [25] is a key ingredient of an efficient inductive prover because it reduces the runtime by several orders of magnitude and allows sequential SAT sweeping to work for large industrial design. Basically, it uses the simple device of moving all fanouts of a set of candidate equivalent nodes to one representative of the class.
Sequential SAT sweeping is similar to combinational SATsweeping, except that it detects and merges sequentially equivalent nodes 2 . In general, combinationally equivalent nodes are also sequentially equivalent, but not vice versa. Thus, it is helpful to apply combinational SAT sweeping before sequential sweeping. The implementation of sequential SAT sweeping uses k-step induction and an efficient implementation makes use of a SAT-based inductive prover.
Recording Synthesis History
In this paper, we discuss sequential equivalence checking when the synthesis transformations are limited to the following:
1. any combinational synthesis transformation, 2. retiming, both forward and backward 3. any window-based transformation 4. transformations involving observability don't cares 5. sequential SAT sweeping We first discuss the proposed format for recording synthesis history and then discuss how each of the above transformations can be recorded using this format.
History Format
AIGs are used increasingly in CAD tools as a unifying data structure for applications dealing with logic synthesis and formal verification. As a circuit representation, AIGs provide uniformity, fast manipulation, low memory requirements, straight-forward construction for both logic networks and mapped netlists, and the possibility of combining them with efficient simulators and SAT solvers, leading to a semi-canonical representation that can replace BDDs in many applications [19] .
In the context of AIG-based synthesis, recording synthesis history can be done using two AIG managers: a Working AIG (WAIG) to represent the current state of the synthesis, and a History AIG (HAIG) to save all AIG nodes created by synthesis.
The following rules, which are the standard ones, are used in manipulating a WAIG:
• New logic nodes are added as synthesis proceeds.
• Old logic cones are periodically replaced by new logic cones. When this happens, (a) the old root node is replaced by the new root node, and (b) the fanouts of the old root are transferred to be fanouts of the new root.
• Nodes without fanout (such as the old root) are immediately removed. This helps maintain accurate metrics (node count, logic depth, etc) The following rules are followed for a HAIG:
• Each time a new node is created in the WAIG, a corresponding node is either found or created in the HAIG, and a link between the two nodes is established using procedure setWaigNodeMapping.
• Old nodes are not removed and fanouts are not transferred.
• When a node replacement is performed in the WAIG, the two corresponding nodes in the HAIG are linked (indicating that they should be sequentially equivalent) using procedure setHaigNodeMapping. Thus two node mapping are supported in a WAIG / HAIG pair:
• Each WAIG node points to a corresponding HAIG node, which was created when the WAIG node was created.
• Some of the HAIG nodes point to other HAIG nodes. This node mapping is created between the corresponding HAIG nodes when a WAIG node is replaced by another WAIG node. The resulting pair of HAIG nodes should be sequentially equivalent if synthesis is correct. These equivalences will be proved during HAIG-based verification, as described in Section 4. Table 1 establishes a correspondence between the AIG procedures of the WAIG and HAIG. These are the only ones needed for implementing any sequential synthesis algorithm. The first four lines of Table 1 describe what happens when the WAIG is created and deleted. At the first creation of WAIG, the HAIG manager is created also. On subsequent duplications of the WAIG, the HAIG is unchanged, but the CIs/COs of the new WAIG are remapped to point to the CIs/COs of the HAIG. On the last deletion of any associated WAIG, its HAIG is deleted also.
When a WAIG node is created, a corresponding HAIG node is created and put in correspondence with the WAIG node. When one WAIG node replaces another WAIG node, nothing is done in the HAIG, except establishing the mapping between the corresponding HAIG nodes. Finally, when a WAIG node is recursively deleted, the HAIG remains unchanged.
Recording Combinational Synthesis
Recording the history during combinational synthesis involves three steps shown in Figure 3 .1. First, logic cone A is resynthesized, and a new logic cone B is constructed. Note that at this point B has no fanouts. Both cones are present in both the WAIG and HAIG because creating a new WAIG node always results in creating a matching HAIG node. Second, the fanout of logic cone A is transferred to logic cone B in the WAIG. The HAIG is unchanged, except the mapping (indicating equivalence) is established between the old root and the new root in the HAIG. Finally in the WAIG, logic node A is removed and subsequent new logic may be constructed in the WAIG on top of the new logic cone. No nodes are removed from the HAIG. Subsequent new logic is constructed in the HAIG on top of a new logic cone.
Recording Retiming
Retiming [16] can be decomposed into forward and backward retiming. Each of these retimings can be decomposed into atomic register moves. An atomic move involves transferring registers forward or backward over one AIG node. In forward retiming, the initial state of the new register is trivial to compute. In backward retiming, the initial state is typically computed by formulating a SAT instance. If the SAT instance is satisfiable, the computed initial state is assigned to the new register. Individual register moves are recorded similarly to recording combinational synthesis. In this case, the role of the combination logic cones A and B is played by the AIG node before and after retiming, as shown in Figure 3. 2. Note that, in the case of retiming, the equivalence pointers in the HAIG connecting A and B are "asserting" sequential equivalence. Also, note that sequential transformations, like retiming can create new registers which create new CIs / COs pairs in the HAIG.
Recording Window-Based Transformations
To ensure scalability, some synthesis transformations are applied to a node or a group of nodes in the context of a window rather than the whole network. A window is computed using a set of user-specified parameters, such as limit on the numbers of levels of logic to be included on the fanin/fanout sides of the node(s), the window size, and the presence and length of For window-based transforms the key is to record the whole logic structure of the window after the transform and only assert, in the HAIG, sequential equivalence of the window's outputs before and after the transformation. Corresponding internal nodes may not be equivalent if don't cares were used.
Recording Transformations Involving ODCs
Combinational or sequential synthesis may involve the use of observability don't-cares computed for a node or a group of nodes. In this case, nodes after synthesis may have different Boolean functions in terms of the CIs. Such nodes cannot be recorded as equivalent to the original ones in the HAIG. However, for the computation of ODCs to be scalable, there always exists a scope, in which the functionality is preserved. This may include a window, a timeframe, or the whole sequential circuit. In all cases, the primary outputs of the scope should be sequentially equivalent before and after the ODC-based synthesis, and can be recorded as in the case of windowing.
Recording Sequential SAT Sweeping
When a circuit is transformed by sequential SAT sweeping (SSW), the nodes belonging to an equivalence class are merged onto the class representative. Typically, SSW computes many equivalences (or inverted equivalences) at once. In the implementation, the classes are computed first and then the AIG is duplicated while substituting (in a corresponding polarity) the representative for each node in the equivalence class. The pseudocode of this procedure is shown in Figure 3 .5.
New HAIG nodes are created inside procedure aigAnd. The mapping of new HAIG nodes into equivalent old HAIG nodes is set by the procedure setHaigNodeMapping. This is the same procedure that is called inside aigNodeReplace. The pseudo-code is listed to clarify exactly how this is done.
Using the HAIG for Verification
A history AIG (HAIG) is an AIG containing (in AIG form) the original version of the design, the final one, and all the intermediate logic derived during synthesis. Without the set of recorded equivalences, It is a sequential circuit in every sense (e.g. an initial state for every register), but with a lots of redundancy. Sequential verification of the original against the final one can be performed by proving equivalence of all candidate pairs of HAIG nodes recorded during synthesis.
Theory
Definition: Unlike combinational synthesis, a window in sequential synthesis can cross the register boundary several times. The sequential depth of a window-based sequential synthesis transform is the largest number of registers on any path from an input to an output of the window. 3 Proofs of the following theorems are omitted for space considerations.
Theorem 1:
If transforms recorded in a HAIG have sequential depth less or equal to k, the equivalence classes of the HAIG nodes can be proved by k-step induction.
Theorem 2: If the inductive proof of the candidate equivalences in a HAIG passes (no counter-examples), then all synthesis steps have been performed correctly (which implies that the original design and final design are sequentially equivalent).
The proof of Theorem 1 is straightforward. The formal proof of Theorem 2 can be found in [7] . 
Implementation of Verification
The verification engine should be completely independent of the synthesis engine. In our proposal, the only connection between synthesis and verification is the HAIG, which is a set of suggested equivalences in an AIG. The verification needs only a simple independently-written inductive prover outlined in Figure 4 .2. It is used to verify the candidate equivalences recorded in the HAIG, and is much simpler than the general-case prover [12] This prover makes use of speculative reduction [25] , resulting in substantially reduced runtime. There is no need for iterative refinement of the equivalence classes because, if synthesis was performed correctly, counter-examples are never produced. If a counter-example is detected, the ID of the corresponding synthesis transform can be returned for help in debugging the synthesis code. We note that even the k th copy used in k-induction 3 Currently, loops in a window are not allowed, but this does not seem to be a necessary restriction.
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can be speculatively reduced. Further, each equivalence in this copy can be solved in parallel. It is significant that the prover that can used in verification of the HAIG can be so simple because as mentioned, it share any code with synthesis, otherwise the same bug occuring in both and may be non-observable.
Memory requirements for a general AIG manager are roughly 32 bytes per AIG node stored. However, a HAIG can get by with only 8 bytes per node. The largest benchmarks in the set had about 20K AIG nodes. Assuming two copies of the circuit stored in a HAIG, yields 2 * 20,000 * 8 = 320Kb. AIGs also lead to significant compaction as shown in the program AIGER [5] . The runtime of HAIG recording is negligible.
Other Uses of a HAIG
A HAIG can be used in several other applications, e.g., to improve the quality of technology mapping or to perform incremental changes to netlists after physical design (ECO).
Using synthesis history to overcome structural bias inherent in cut-based structural mapping leads to substantial improvements in delay and area [8] . It was shown that further iterating HAIG-based synthesis and tech-mapping tends to gradually improve the quality of mapping. This happens because the logic structure of the AIG after each iteration of mapping is recorded in the HAIG, and the AIG is gradually synthesized to be compatible with the implementation technology. In [22] , it was shown that sequential mapping combining technology mapping and retiming [28] can be extended to use the HAIG similarly.
Another application could be design debugging after physical synthesis, which requires tracing some logic gates back to the lines of the original HDL code, which produced them. For such application, additional APIs would allow the designer to use the HAIG to efficiently iterate through the synthesis steps forward or backward, and trace the dependence of a node in the final AIG to the original source code. Another application may explore the impact of a particular synthesis transform on the final result and possibly incrementally undo that transform to improve the result.
Experimental Results
History recording and HAIG-based sequential verification have been partially implemented in ABC [4] . The SAT solver used is a modified version of MiniSat-C_v1.14.1 [10] . The benchmarks used are 20 largest public circuits from the ISCAS'89, ITC'97, and Altera QUIP benchmark suites [1] . The runtimes were measured in seconds on a workstation with two dual-core AMD Opteron 2218 CPUs with 16GB RAM, and runs x86_64 GNU/Linux. Only one core was used in the experiments.
The synthesis included three iterations of balancing, rewriting, and retiming. Balancing is algebraic AND-tree restructuring for minimizing delay. Rewriting stands for one pass of AIG rewriting [21] . Finally, retiming consists of a fixed number of steps of forward retiming. (In the reported experiments, at most 3000 retiming moves were allowed in each iteration. History recording during backward retiming was not reported in these experiments since it had not been implemented yet.)
This script was selected to ensure that synthesis involved several iterations of combinational synthesis and retiming, resulting in networks that are usually difficult to verify, according to [14] , by GSEC.
The results of synthesis are shown in Table 1 . The three sections of this table show the statistics for the original, final, and HAIG networks respectively. The parameters reported are the number of primary inputs (column "PI"), primary outputs (column "PO"), registers (columns "Reg"), AIG nodes (columns "Node"), and AIG levels (columns "Lev"). The runtime of synthesis is shown in the last column of Table 1 .
The results of synthesis were verified with and without using the HAIG. Verification with the HAIG used the approach described in Section 4. Verifying without the HAIG was done by a general-purpose sequential equivalence checking engine [24] , which performs a sequence of simplifying transformations, including register sweep, retiming, combinational synthesis, SAT sweeping, register and signal correspondence, etc.
The results of verification are shown in Table 2 . The first section shows the statistics of using two time-frames of the HAIG for verification. Since after unrolling, the time-frames are a combinational circuit, listed are only the number of AIG nodes (column "Node") and the number of AIG levels (column "Lev").
The second section shows the number of equivalences enforced in the first timeframe (column "Constr") and the equivalences checked in the second timeframe (column "Property") as well as the total number of equivalences in the HAIG (column "Total"). The first two numbers are less than the total number of node pairs because speculative reduction [25] [18] , which was used when unrolling the HAIG, makes some equivalences redundant.
The third section of Table 2 shows the parameters of the CNF from the two timeframes of the HAIG using efficient AND-to-CNF conversion [11] . The last section shows the runtimes of SAT-based verification using the HAIG (column "HSEC") and of the general-purpose SEC (column "GSEC") in ABC (command dsec [24] ). Entry 1000+ indicates a timeout at 1000 seconds.
The last lines in Tables 1-2 list geometric averages of the corresponding parameters. The examples that timed out were given a time of 1000 in computing the runtime ratios.
Discussion
We discuss the results in the tables with regard to a) size of the HAIG, b) speed of verification, and c) reliability of verification.
HAIG size: To discuss the size of the HAIG, note that it contains both the original and final versions of the design in AIG form. Their total is 1.77 while the HAIG size is 5.13. Thus, on average, the HAIG was about 3x larger (in terms of AIG nodes) than a miter of the circuit that would be created for SEC. While the experiments represent only a medium synthesis effort, the fact that AIGs can be stored in a very compact form suggests that memory blowup during HAIG recording is not going to be a problem (e.g. AIGER [5] uses on average 3 bytes to represent one AIG node). To illustrate this, suppose a huge design, say 10M AIG nodes, on which extensive synthesis was done, and suppose that the HAIG has 200M AIG nodes. The HAIG can be stored using 16 bytes per node or 3.2G bytes. But using the AIGer format would require only 600M bytes, and compression on the AIGER format, which usually gives a 10X compression, would require only 60M bytes.
Verification: Verification using the HAIG (HSEC) ranged from over 600 times faster, to 4.4 times slower than the general-purpose SEC (GSEC), with an average speed up of 4.59x on the 20 examples (using 1K sec on the 25% that timed out during GSEC) . On five of the examples, GSEC was actually faster than HSEC. We speculate that this is due to GSEC using heavy but scalable pre-processing: min-register retiming, structural sweep, and register correspondence. If this fast pre-processing can reduce or already solve the sequential miter, then general-case SEC does not take much time. HSEC became slower when there were many properties to verify, which was generally due to recording retiming one move at a time. Each gate, over which a register moves, causes an equivalence to be generated and checked later. A possible future investigation would be to see if only recording the equivalences at the final register positions would be sufficient. In addition, we reiterate that HSEC can be formulated so that each property can be checked completely in parallel, Reliability: 25% of the examples timed out during GSEC, while none timed out during HSEC, although the largest example, raytracer, with over 13K registers, took 800 seconds by HSEC. This percentage of time-outs is likely to increase in experiments where heavier synthesis is applied, such as sequential SAT sweeping, min-register retiming, use of reachability don't cares, etc. This is because GSEC is PSPACE-complete. In contrast, HSEC is NP-complete because it is reduced to SAT (Theorem 1).
Conclusions and Future Work
We proposed a transparent synthesis process, which efficiently records the history of synthesis transformations. We showed how this history can simplify sequential verification. We proposed a simple format for storing a history as an AIG and described how this can be done easily by orchestrating computations in two related AIG managers. Finally, we demonstrated that the use of a history usually leads to savings in the runtime for sequential verification, compared to the runtime of an efficient generalpurpose equivalence checker. More importantly, it leads to a reliable and rugged method for SEC, which is guaranteed to always complete.
Typical questions and concerns about a history-based sequential verification process are: 1) Can't incorrect information be passed inadvertently from the synthesis tool to the verification tool? 2) Might the same bugs in the synthesis tool also exist in the verification tool, thereby cancelling each other out and leading to false positives? 3) Won't the memory required to record the history explode on large examples? 4) If a synthesis tool does not use AIGs can one still use this methodology? First, we again emphasize that the synthesis history is used simply as a set of hints for verification. Every step recorded in the history must be proved, and should be proved using a different prover compared to the one used in synthesis. Fortunately the inductive prover needed in HSEC is much simpler than in GSEC because induction for a HAIG should succeed without counterexamples. A simple HAIG prover in ABC is only about 100 lines of code (not counting the AIG package and the SAT solver), which is much more than about 2000 lines of code needed to implement a general-case inductive prover. The simplicity of the HSEC prover makes it easy to debug and more reliable. Also, at 8 bytes per node, memory requirements for a HAIG are very light, can be compacted significantly, and can be stored on disk without cache interference during history recording. Finally, we envision a history package based on AIGs which is a stand-alone module and can be called by any synthesis tool.
Also, the absence of counter-examples ensures fast and reliable runtimes of the HSEC solver. This is supported by experimental results, although there are cases where GSEC solver can be faster. Mostly, a GSEC prover for large industrial circuits is much slower because of the runtime spent generating and simulating counterexamples, and refining the equivalence classes. For HSEC, a counter-example would be extremely rare, but extremely useful to identify an incorrect synthesis transformation.
The speed of HSEC is helped because speculative reduction effectively reduces the HAIG to a single copy of the original circuit, except for the additional signals that are necessary to state the equivalences. In other words, if these signals were removed, the HAIG will collapse to a single copy of the original circuit. Even in the last, k th timeframe, the circuit can be speculatively reduced. For further speed, all equivalences can be proved in parallel and in the rare case that one does not hold, the first one in topological order identifies a bug in the synthesis code. This is sufficient for debugging the synthesis code.
Although we have not explored other ways of recording synthesis history, the use of AIGs seems to provide an elegant method for doing this. AIGs are becoming increasingly accepted in both synthesis and verification communities, efficient AIG packages are being developed and improved, and AIGs are being used as an intermediate format for circuit logic representation.
Future work in this area will include:
• Completing the HAIG implementation in ABC to include all synthesis transformations; in particular, backward retiming, sequential SAT sweeping, and window-based transforms, such as re-encoding, ODC-based resynthesis.
• Polishing the HAIG interface and releasing it as a standalone package for the use in non-AIG-based synthesis tools.
• Conducting extensive experiments on industrial benchmarks while recording long sequences of synthesis transforms.
• Exploring the potential of using a partial HAIG. In particular, (a) developing methods to record a minimal history needed to ensure inductiveness and (b) investigating if only partial history information can be used to speed up the general-case SEC.
